Abstract -In this paper we report on the effect of the environment on the SiO 2 /pentacene interface. Two batches of bottom-contact pentacene thin-film transistors have been fabricated with a 100 nm thick SiO 2 as dielectric. Considerable shifts of the threshold voltages have been observed for the TFTs whose dielectric surface has been exposed to air for long periods of storage before depositing the pentacene layer. Based on reports from other research groups in the field, we consider that long exposure of the SiO 2 to air may have the same effect on the SiO 2 -pentace interface as short but more aggressive oxygen plasma treatment.
I. INTRODUCTION
In recent years several research teams reported on the physics behind the modifications of pentacene TFT characteristics due to humidity and oxygen effects on the pentacene itself, as well as to the dielectric-pentacene interface [1] [2] [3] . Threshold voltage shifts are the most pronounced effects and are related to charge transfer from the pentacene molecules to traps located at the interface with the dielectric or in the dielectric itself. Some groups have also investigated the role of oxygen plasma treatment in the creation of residual charges at the SiO 2 surface [5] [6] . In this work we have observed that prolonged exposure of the SiO 2 to ambient air can significantly change the behavior of the pentacene devices, causing threshold voltage shifts comparable to those detected after treatment by oxygen plasma of the SiO 2 surface prior to the deposition of the pentacene layer.
II. EXPERIMENTAL RESULTS
Organic TFTs (OTFTs) with two different channel widths (W = 100 m and 500 m) and a channel length of L = 3 m were fabricated using commercial pentacene provided by Sigma-Aldrich without any supplementary purification. The bottom-contact transistors were built on a p-type Si wafer with resistivity in the range 1-100 Ohm•cm, with 100 nm of dry SiO 2 as the gate dielectric Authors are with the Ecole Polytechnique Fédéral de Lausanne, CH-1015, Lausanne, Switzerland, E-mail: nenad.cvetkovic@epfl.ch layer, which was exposed to air for approximately eight months. After this storage period, 50 nm thick gold contacts were deposited and patterned. A 50 nm thick pentacene layer has been deposited at room temperature on top of the SiO 2 dielectric using a Univex 450B thermal evaporator. A second group of transistors was fabricated using the same process, but this time on fresh 100 nm thick dry SiO 2 and used as a reference for the comparison with the first batch of TFTs. A 3D representation of the transistor architecture is presented in Fig. 1 . The pentacene TFT DC characterization has been performed using an Agilent™ 4156C parameter analyzer on a Cascade™ probing system. The bottom of the wafer was used as the back-gate electrode. In all the measurements the drain bias value used was V DS = 1V. The extrapolated threshold voltages extracted from I D (V G ) transfer characteristics were V T = +16.3V, and V T = + 15.1V, (Fig.2 and 3 respectively) .
The transconductance g m was also calculated from the same curves, and the values were g m = 1.26·10 -9 S, and g m = 7.37·10 -9 S (Fig.2, 3 respectively). The equivalent reference TFTs (right hand side curves in Fig.2,3 ) had V T = -7.3V, g m = 1.72·10
-9 S and V T = -8.1 V, g m = 0.82·10 -9 S respectively. Fig. 4 and 5 show that I on /I off ratios are ~4 decades for transistor with shifted characteristics and ~2-3 decades for the reference transistors. As I off of the first group of devices we consider the minimum current which occurs at V G < -20 V in our case. The subthreshold swing was also extrapolated and the obtained values were S 2 V/dec (Fig. 4) for the 100 µm-wide OTFTs, and S 1.4 V/dec for the 500 µm-wide devices (Fig. 5) . The hole mobility values have been extracted using the method of I D /g m 1/2 in order to avoid the influence of the series resistance R SD at the source and drain (assuming that R SD does not depend on V G ) [4] . For the transistors of the first group we obtain mobilities in the range = 6,8·10 
III. DISCUSSION
Examining the transfer characteristics of the two groups of OTFTs, we observed a threshold voltage shift V T is of the order of 23 V, shifting from negative V T s (for the reference group) to positive values (for the first group). In addition, the mobility is also affected having slightly higher values for the first group of devices (those with prolonged exposure to air). One can find very similar behavior in the literature [6] where SiO 2 surfaces are treated with oxygen plasma. In that case, one can observe big shifts of V T accompanied by an increase in the fieldeffect mobility. It appears that oxygen plasma increases considerably the concentration of residual charges at the SiO 2 . This has as a result the creation of free carriers (holes) in pentacene even for positive values of V G , as it is the case for our samples. We think that the long exposure to air, and consequently to O 2 of the SiO 2 surface prior to pentacene deposition has the same effect as the oxygen plasma in [6] . According to [6] , the field effect mobility becomes limited by the counter-ions from the surface recombination centers that are non-saturated. When the concentration of residual charges at the SiO 2 surface increases over a certain value, the mobility increases too, as the density of the residual charges may be enough to screen those counterions. The increased mobility of the first group of devices indicates that in our case the same explanation could apply.
One point contradicting with [6] for our devices is that the I ON /I OFF ratio for the first group of devices is higher than for the reference transistors. According to [6] , when the number of residual charges increases and the channel becomes conductive even for positive V G , the I ON /I OFF ratio decreases, whereas in our case we observe an increase. This discrepancy could be explained by the role of the contact resistances at the source and drain regions. The existence of residual charges improves in general the contact resistances, resulting in higher I ON currents. It is possible that our reference transistors suffer from higher contact resistances limiting consequently the I ON and I ON /I OFF ratios.
IV. CONCLUSION
We have fabricated two groups of pentacene TFTs, one with deposited pentacene on fresh SiO 2 and the other on a SiO 2 layer exposed to air for a period of eight months. The characteristics of the two groups of devices are greatly different showing big shifts of the threshold voltages and moderate changes in mobility. Based on reports of other groups that have observed similar behavior after oxygen plasma treatment of the SiO 2 surface we conclude that the prolonged exposure of the SiO 2 to the oxygen from the ambient air has the same effect as oxygen plasma treatment. The creation of residual charges is at the origin of the V T shifts as well as of the changes in mobility. As a result, the environment prior to pentacene deposition greatly impacts the SiO 2 -pentacene interface, and consequently the TFT DC characteristics. It is therefore of crucial importance during fabrication of pentacene TFT to minimize the time the SiO 2 is exposed to oxygen before depositing the pentacene layer as this can have detrimental effects on the devices and circuits.
